CaltechCONF
  A Caltech Library Service

Browse by Eprint ID

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Number of items: 1.

Scheffer, Louis K. (1981) A Methodology for Improved Verification of VLSI Designs without Loss of Area. In: Proceedings of the Second Caltech Conference on Very Large Scale Integration. California Institute of Technology , Pasadena, CA, pp. 299-309. http://resolver.caltech.edu/CaltechCONF:20120508-134713504

This list was generated on Mon May 29 01:00:03 2017 PDT.