A Caltech Library Service

How to Use 1000 Registers

Sites, Richard L. (1979) How to Use 1000 Registers. In: Proceedings of the Caltech Conference On Very Large Scale Integration. California Institute of Technology , Pasadena, CA, pp. 527-532.

PDF - Published Version
See Usage Policy.


Use this Persistent URL to link to this item:


The advent of VLSI technology will allow the fabrication of complete computers plus memory on one chip. There will be an architectural challenge in the very near future to adjust to this trend by designing balanced architectures using hundreds or thousands of registers or other small blocks of memory. As the relative price of memory (vs. random logic) drops even further, the need for register-heavy architectures will become even more pronounced. In this paper, we discuss a spectrum of ways to exploit more registers in an architecture, ranging from programmer-managed cache (large numbers of explicitly-addressed registers, as in the Cray-1) to better schemes for automatically-managed cache. A combination of compiler and hardware techniques will be needed to maximize effective register use while minimizing transmission bandwidth between various memories. Discussed techniques include merging activation records at compile time, predictive cache loading, and "dribble-back" cache unloading.

Item Type:Book Section
Other Numbering System:
Other Numbering System NameOther Numbering System ID
Computer Science Technical Report3340
Record Number:CaltechCONF:20120504-163707650
Persistent URL:
Related URLs:
URLURL TypeDescription
Usage Policy:No commercial reproduction, distribution, display or performance rights in this work are provided.
ID Code:200
Deposited By: Kristin Buxton
Deposited On:08 Aug 2012 17:51
Last Modified:03 Oct 2019 22:50

Repository Staff Only: item control page