Ayres, Ron (1979) Silicon Compilation - A Hierarchical Use of PLAs. In: Proceedings of the Caltech Conference On Very Large Scale Integration. California Institute of Technology , Pasadena, CA, pp. 311-326. https://resolver.caltech.edu/CaltechCONF:20120507-120348531
|
PDF
- Published Version
See Usage Policy. 2MB |
Use this Persistent URL to link to this item: https://resolver.caltech.edu/CaltechCONF:20120507-120348531
Abstract
This paper proposes a way to compile a silicon layout directly from synchronous logic specification. The motivation for introducing compilation into the silicon world comes from its extreme success in the software world. As we see silicon area increasing and circuit complexity increasing, we might feel much in common with the early day programmers who faced increasing memory availability along with increasing program complexity.
Item Type: | Book Section | ||||||
---|---|---|---|---|---|---|---|
Other Numbering System: |
| ||||||
Record Number: | CaltechCONF:20120507-120348531 | ||||||
Persistent URL: | https://resolver.caltech.edu/CaltechCONF:20120507-120348531 | ||||||
Related URLs: |
| ||||||
Usage Policy: | No commercial reproduction, distribution, display or performance rights in this work are provided. | ||||||
ID Code: | 204 | ||||||
Collection: | CaltechCONF | ||||||
Deposited By: | Kristin Buxton | ||||||
Deposited On: | 07 Aug 2012 22:50 | ||||||
Last Modified: | 03 Oct 2019 22:50 |
Repository Staff Only: item control page