A Caltech Library Service

Browse by Eprint ID

Number of items: 1.

Scheffer, Louis K. (1981) A Methodology for Improved Verification of VLSI Designs without Loss of Area. In: Proceedings of the Second Caltech Conference on Very Large Scale Integration. California Institute of Technology , Pasadena, CA, pp. 299-309. https://resolver.caltech.edu/CaltechCONF:20120508-134713504

This list was generated on Thu Nov 21 08:46:03 2024 UTC.

CaltechCONF is powered by EPrints 3.3 which is developed by the School of Electronics and Computer Science at the University of Southampton. More information and software credits.